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Radio Frequency Identification is a wireless communication technology which utilizes 
radio waves to transmit information. This emerging technology has been available for 
over 50 years yet has only become customary in recent years. For better understanding, 
the barcode available on groceries items usually serves the same application principle as 
the RFID. Active or Passive tags are normally associated when dealing with RFID.  The 
major difference of these tags is the presence of an internal battery source. One of the 
major setbacks in RFID technology is the limitation of the active tag internal battery. 
Replacement of these batteries usually consumes time and is a hassle. One of the feasible 
recommendations is to overcome the battery replacement in the RFID tag by harvesting 
ambient RF waves from surrounding using a RF energy harvester. In the context of this 
project, the RF energy harvester that is utilized will be a 7-stage Cockroft-Walton 
rectifier with band pass filters (BPF) and Bessel low pas filter (LPF) integrated on 
1.57mm RT/Duroid 5880 (RO5880) laminated thickness operating in 2.45GHz of the 
transmission medium equivalent to the transmission of the Wi-Fi signal. Since the output 
energy obtained from the harvester is figuratively low and un-usable. A step –up circuit 
with charging and storage function will be implemented to produce a more usable energy 
output. The main component that will be utilized in the proposed design is a power 
harvesting integrated circuit (IC), LTC 3105. The simulation for the proposed circuit 
design is done using Linear Technology (LT) Spice Software followed by fabrication of 
design on to Printed Circuit Board (PCB) using the EAGLE Software. Upon completion 
of the prototype, the functionality of the prototype was tested under ideal situation where, 
an output of 5V and 100mA was achieved with a constant supply of 2.45GHz at (-5dBm) 
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In the advancement of technologies, more ways of transmitting and receiving information 
wirelessly is emerging. This communication technologies was present for along time but 
has only came to light in recent years. One of this technologies is, Radio Frequency 
Identification (RFID). This technology does not need physical connection or the 
involvement of contacts for storage and reading of data entrusted in an RFID tag. RFID 
technology communication utilizes the Radio Frequency (RF) waves which normally 
only focuses on a selected bandwidth from the wide range of RF waves. 
There are two types of tags, commonly related to RFID,which are, Active and Passive 
tags. The major difference between these two tags is the presence of an internal battery 
source made available in the Active RFID tags. The major setback for this tags are the 
replacement of the internal battery. Therefore, a much feasible solution towards the 
limitation of the on-board battery was to intergrate an RF Energy Harvester with the 
existing Active RFID tags. Since there is still small amount of energy in scattering RF 
waves, by using an RF energy harvester, these signal powers or strengths can be 
transformed into electrical power and thus charge the internal battery on-board the Active 
RFID tag.  
By using the concept idea, this project will look into the development of a prototype for 
the application of a Radio Frequency (RF) Energy Harvester. The Energy Harvester will 
operate at RF bandwidth range of 2.4 – 2.48GHz. The ideology of energy harvesting is 
made practical by the device by harvesting ambient RF waves of the selected bandwidth 
from the surrounding to produce electrical power. The RF energy harvester type that is 
utilized in this project would be the 7-stage Cockroft-Walton Rectifier.The power 
obtained may be figuratively small, generally in millivolts and would not be sufficient to 
source low power applications.  
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The main scope of this project is focused on the utilization of the power that is produced 
by the 7-stage Cockroft-Walton Rectifier. The project will pursue the basis of stepping –
up the output power to ensure the harvester output power is more usable by most 
applications while charging and storage function of the usable output power will also be 
made present. The suggested idea meant by making the output power more usable, would 
be powering up a Zigbee module. The extracted power from the harvester would 
presentably be in Direct Current (DC) form. The prototype will mainly consist of a 
stepping –up circuit with charging and storage functions, by using results obtained from  









1.1  Background Study 
The RF energy harverster that is utilized for this project uses a Cockroft-Walton voltage 
multiplier topology integrated with a Band Pass Filter (BPF) and a Bessel Low Pass Filter 
(LPF). The Cockroft-Walton topology is also often referred as the Villard voltage doubler. 
The Cockroft-Walton rectifier is mainly made up of Schottky diodes and Capacitors. 
Therefore the appropriate type of Schottky diode and capacitance value are crucial for the 
RF energy harvester. Figure 1.1 shows an example of the 7-stage Cockroft-Walton 
scheme. 
 
Figure 1.1: Half-wave Cockroft- Walton Voltage Multiplier Topology. 
The output power obtained from the energy harvester is then channeled into a circuitry 
which provides stepping-up with charging and storage function. This is based on the 
output from the RF energy harvester, where the output is considerably small in DC power 
and not entirely stable. Therefore, it is proposed to utilize LTC3105 IC. The IC will 
stabilize the output power from the RF energy harvester in order to provide a smooth 
charging process to the super capacitor. The output rating from the super capacitor will 
be based on the low power application that will be using the stored energy. The capacitor 
that is used in the project is rated at 0.1F (Farad), 25V. A lower rating capacitor is used to 




1.2  Problem Statement 
The problem with RF energy harvesting at 2.4-2.48GHz bandwidth is that the signal 
characteristics of the RF wave is unstable and un-continuous. Therefore, the output from 
the RF energy harvester is also disrupted and cannot supply a steady output. The stability 
of the signal solely depends on the availability of Wi-Fi signals. 
Ambient RF wave at 2.4-2.48GHz also have weak signal strength. The signal strength 
measure in a UTP laboratory recorded between the ranges of -48dBm to -63dBm. This 
will result in the output of the RF energy harvester to be in millivolt range because the 
harvesting energy power is small. The efficiency of the power conversion depends also 
on the Wi-Fi signal strength captured and converted. 
No storage capability is also problem with regards to this project. Energy which has 
successfully converted is not stored would be put to waste. For its stored, it could be used 




1.3  Objectives 
The objective of the project is to implement the output from the RF energy harvester by 
developing step-up circuit with charging and storage function. To this moment, the 
objectives of this project are summarized as follows: 
 To investigate and design a step-up circuit with charging and storing function that 
is merged with the RF energy harvester circuit to efficiently source a low-power 
application. 
 To develop and fabricate the storing and charging circuit with step-up function on 
Printed Circuit Board (PCB) 
 To perform field testing and analyze the performance of the propose design. 
 
1.4  Scope of study 
Project investigation will mainly cover design optimization for the step-up circuit with 
charging and storage function incorporating a super capacitor in the context of utilization 
of harvested power from the RF energy harvester. 
It will focus mainly on improving and altering the designed circuit for the best utilization 
of output energy obtained from the RF energy harvester. Antenna design and rectifying 
circuit are beyond the scope of this project 
The proposed design will be fabricated on PCB with surface mounted devices to produce 
a working prototype that will serve as confirmation for the simulation performance work. 
Circuit design will be carried out in LT-Spice software prior to the fabrication of the 











The basic block diagram for the RF energy harvesting system is shown in Figure 2.1. As 
shown, it has three main subsystems, which are the RF Harvester Circuit, Circuit 
Integration and Output Application. The detection of the RF signal wave, energy 
conversion and the DC output obtained are covered in the RF Harvester Circuit 
subsystem. While the Circuit Integration subsystem, includes the design and usage of the 
LTC3105 IC together with a super capacitor. Finally the Output Application subsystem, a 
Zigbee module is considered to be tested with the completed prototype. 
 
Figure 2.1: Basic block diagram for RF Energy Harvesting System. 
2.1 RF Energy Harvester 
RF energy harvesting utilizes low power energy and can be considered as a part of 
renewable energy for it does not bring damage [1]. RF energy harvesting has resolved the 
challenges once faced by wireless devices and low power integrated circuits. The 
common challenge was the onboard battery for the wireless or low powered devices had a 
short life span and replacing or maintaining it often was costly and time consuming 
according to E.M. Cooney and S. Kim [2][3]. Therefore, with the presence of RF energy 
harvester, the wireless devices and low power circuits are able to self-sustain by using 
ambient frequencies to source power which is proven by S. S. B. Hong et al [5][6]. 
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A RF energy harvester contains a rectenna system to convert the ambient RF sources into 
DC power. The conventional rectenna system consists of usually, an antenna, RF to DC 
rectifying circuit and DC Filters [6][7]. Basic and conventional rectenna architecture is 
shown in the Figure 2.2. Channeling and capturing the most amounts of RF transmission 
signal power is the sole function of the antenna. While, the RF to DC rectification circuit 
converts the RF energy into DC power supply. There are various reasons to the use of DC 
filter. It is primarily used for smoothening of the DC output. Suppression of the higher 
frequency harmonics has also been one of the capabilities of filters in order to maximize 
output.  
 
Figure 2.2: Block diagram from Rectenna Architecture. 
The topology used for the RF to DC rectification here is a 7-stage Cockroft-Walton 
Voltage Multiplier. There are also other topologies associated with rectification, which 
are Greinacher and Dickson configurations with the utilization of schottky diodes. But 
according to H. Yan et al. [21], the results obtained using the Dickson and Cockroft- 
Walton topologies are relatively similar. 
J. P Curty et al. [22] found out that a higher DC voltage can be achieved using the 
Greinacher topology which usually needs multiple stages. The drawback of the topology 
is excessive cascading might produce lower output voltage due to the accumulation of 
parasitic capacitances at high frequency. 
The DC Filters that were used for the project is a band pass filter (BPF) and Bessel low 
pass filter (LPF) on 1.57mm RT/Duroid 5880 (RO5880) laminated thickness. The 
operations were carried out on 2.45GHz of the transmission medium, which equivalents 
to the transmission of Wi-Fi signal [5]. The 7-stage Cockroft-Walton Printed Circuit 




Table 2.1: RO5880 laminate parameters 
Description Parameters 
Substrate Thickness 1.57mm 
Relative Dielectric Constant 2.2 
Relative Permeability 1 




Conductor Thickness 17.5µm 
 
The 7-stage Cockroft-Walton Rectifier with BPF and LPF is tested and the results 
obtained are as follows. 
Table 2.2: The result of the 7 stage Rectifier + BPF + LPF (S. S. B. Hong et al., 2014) 
Frequency 
(GHz) 







2.40 -1 1.71 0.37 
2.45 -7 1.63 1.33 
2.48 -20 1.54 23.72 
 
There are few other parameters that should be considered in achieving the output voltage 
of the rectifier. Such as, type of antenna and transmitting / receiving RF signal strength. 








2.2 Circuit Integration 
 Circuit Integration consists of 3 components as well, which are, the Step up 
Converter, Charging Circuit and Storage Circuit. The output that is obtained from the RF 
energy harvester is already in DC and the power is very small also inconsistent. The 
inconsistency or the fluctuation of the output is caused by the availability of the Wi-Fi 
signal and also the efficiency of the antenna to detect the Wi-Fi signal. 
 
Figure 2.3: The Circuit Integration Block diagram. 
 Once the output of the RF harvester is obtained, the output is then stepped up 
using a DC to DC converter. The multiplied or stepped up output is used to charge a 
super capacitor. The super capacitor is charged until it reaches maximum capacity. Once 
the super capacitor discharges at a constant rate or in other words, when the power is 
used to source an output application. The super capacitor power will start to deplete 
which will activate the charging system again. 
2.2.1 Step up DC/DC Converter  
The LTC 3105 IC provides function of stepping up the output voltage with a relatively 
low input voltage. The IC is capable of producing two output supply voltage known as 
Low Dropout (VLDO) output and Boost output (VOUT). Both output voltage can be 
adjusted to desired value by the manipulation of a simple voltage divider using resistors. 
The minimum input voltage need to start up the IC is 225mV which a Boost output and 
LDO output of 5.1V and 3.1V is able to be achieved. 
The IC is a surface mount device (SMD) with size of 3mm X 3mm X 0.75mm. The 
figure below show the configuration of the IC while the function of each pin can be 




Figure 2.4: Pin Configuration of LTC3105 MS Package. 
Compared to the selected step up DC/DC converter, there are many method and circuitry 
present to achieve this function. 
1. Charge Pumps 
Charge pumps were used in K. C. Wei et al [8] to overcome the use of external voltage 
regulator by utilizing the supply voltage to generate higher DC voltage. Charge pumps 
can be implemented into the RFID technology due to the suitability of the charge pumps 
characteristics of application, which is, low power consumption, high efficiency of 
energy and low current driving supply [9]. 
The main components of the charge pumps consist of diodes, nMOS and pumping 
capacitors, for it is a capacitor based circuit [8][9], where the voltage gain plays an 
important role when voltage is pumped up stage by stage. The voltage gain has a 
relationship with voltage loss in the circuit which is affected by the nMOS threshold 
voltage [9][10], and together with parasitic capacitors influences the pumping efficiency 
[10]. 
It is found that improved four stage charge pumped circuits [11] recorded minimum 
parasitic capacitance, with pump capacitors valued at 0.1pF producing 5.95V from 1.8V 





2. DC-DC converters (Buck- Boost Topology) 
Another method which is common referred to charging circuit is DC - DC Converter. The 
converter used in C. Karnjanapiboon et al [13][15] had incorporated the Buck –Boost 
topology. In [13], the converter was used on 4 batteries connected in series to implement 
balance charging. The circuit consisted of switches, diode and inductors [14]. 
Minimization of operating voltage rating of active switches and diodes are one of the 
benefits of the converter [13]. 
The DC converter used in [15] served two main purposes, which is, ensuring high voltage 
during charging and to maximize power extraction from the photovoltaic cells by 
manipulating the On/Off switching duty cycle [16]. In both research, implementing DC-
DC converter as to charging circuit was related to requirement of additional volume and 
cost due to component rated high voltage [13][15],which arises concerns on conduction 
loss [13]. If a super capacitor is utilized in charging circuit and its starts charging from an 
empty state, the inrush current can cause the circuit charging current to be lowered. 
2.2.2 Charging and Storage circuit 
The charging circuit and storage circuit are commonly tied together though having 
separate block diagrams. The charging circuit is the second step in the circuit integration. 
The circuit utilizes output power from the Step up DC/DC converter to charge the storage 
devices, typically a super capacitor. 
The storage circuit for this project is defined as a device or equipment that is able to 
reserve a certain quantity of energy by utilizing the charging circuit. Once charged, the 
energy can be used at any given time up until the energy in the device completely 
depleted and can be only used once again upon charging the device [18]. 
The most common storage device or equipment used for energy is the super capacitor, 
which is also known as ultra-capacitor. Super capacitors have ultimately long life cycles 
which allow them to charge and discharge nearly unlimited number of times and are one 
of the reasons of preference [15]. 
12 
 
Two scenarios usually faced by super capacitors are Inrush Current and Cold Booting 
[15]. Inrush current is when the super capacitor is nearly empty and reduces the charging 
current. Besides that, cold booting is the pointless operation and depletion of the super 
capacitor due to stored energy not being over the usable threshold voltage. 
2.3 Output Application 
The suggested output application of this project would be sourcing of a Zigbee module.  
The output power from the super capacitor will be determined to suit the input power 
rating of the Zigbee module. The particular Zigbee module model is XBee Series 2 OEM 
RF Module, which requires and input voltage and current of 3.3 V and 40 mA. The other 
characteristics of the Zigbee module is available in the datasheet are attached in the 







3.1 Experimental Work 
The figure below shows the flow chart for the entire project from Final Year Project 
(FYP) I to FYP II. The detailed description of each step is explained in the Research 
Activities section. The entire project is separated into three phase which is the Initial 
Phase, Simulation Phase and Fabrication Phase. 
 
Figure 3.1 Process Flow for Experimental Work 
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3.1.1 Initial Phase 
In this phase, the output results data from the 7-stage Cockroft-Walton rectifier is 
collected. The input of the 7-stage Cockroft-Walton was connected to Agilent RF Signal 
Generator and the output was connected to a 1 MΩ load together with Tektronix Mixed 




Figure 3.2: Agilent RF Signal Generator. 
 




Figure 3.4: The 7-stage Cockroft-Walton Set Up. 
 
Figure 3.5: 7-stage Cockroft-Walton Rectifier. 
A close up view of the 7-stage Cockroft-Walton can be seen in figure 3.4. Once the 7-
stage Cockroft-Walton rectifier was set up accordingly, the rectifier was tested with 3 
different input RF signals (2.4GHz, 2.45GHz and 2.48GHz) with various dBm ranging 




During testing, it was noticed that an Insertion Loss has occurred. The RF signal 
generator was set at -10dBm but the value that was recorded on the Oscilloscope was -
12dBm. Therefore, upon carrying out with the testing, the insertion loss was taken in 
account and is assumed at the range of 0dBm to 5 dBm. The figures below show the 
Insertion Loss and the connection method that was used to measure. 
 
Figure 3.6: The Set Up to Measure Insertion Loss. 
 








3.1.2 Simulation Phase 
The most crucial part to the project would be design on the Step up DC/DC converter. 
The LTC 3105 that will be utilized in this project has the ability of produce an output 
voltage up to 5V DC with a lowest minimum input voltage of 225mV DC, which would 
be ideal since the output from the 7-stage Cockroft-Walton (RF Harvester) is figuratively 
low. 
The IC has 12 pins which each have its own functions. Therefore, to better understand the 
IC, the pins functions are attached in the Appendix V. By understanding the pin functions 
and basic configuration and requirement needed, an initial circuitry was designed and 
tested using the LT Spice software. In the initial circuit the VOUT voltage divider was 
fixed to produce an output of 4.95V and LDO pin was channel to GND, therefore 
resulting in a nominal output of 2.2V that will be available on the LDO. This is one of the 
uniqueness that is made available by the IC. 
The selections of value for the component were based on the initial requirement of the IC. 
The minimum inductor rating needed for the Boost conversion to take place is 10µH. 
Therefore the exact value is used in the proposed design. Few fixed capacitors values are 
required as well by the IC to perform the stepping up function, which are, C1,C2,C5.The 
value for the capacitors are C1-10µF,C2-1µF,C5-33pF.While C3- 4.7µF was added to give 
a more smooth LDO regulated output and was found that any greater value didn’t not 
have sufficient smoothing effect. C6-1µF is added into the VOUT to provide a more stable 
output by reducing the effect of low frequency disturbance. Figure below shows the 




Figure 3.9: Initial Design of the Step up DC/DC Converter. 
 
After further testing, the design was further improved to provide the function of variable 
output. This is to provide the circuit the ability to cater to its usage. Generally, the power 
needed to source a Zigbee module would be 3.3V, relatively lower than the power needed 
to charge a super capacitor circuit. 
To provide a more variable range at the output, a voltage divider connection is 
implemented to the design. The values of the resistors are selected with requirement of 
the IC, which was to be in or above the kilo-ohm range. Smaller resistance value might 
cause the design to get heated up quickly and damage the components. The values or the 
resistors at the MPPC are determined by a normal Ohm’s Law. Since there is an internal 
source of 10µA, the values of the resistors were determined by the maximum power point 
control (MPPC) wanted. Example if the MPPC is to be set at 402mV, dividing the value 
with the internal source would result in the resistance value desired, which in this case is 
40.2kΩ. Using the same method, a variable MPPC is designed, and the values of 
resistance are R1-40.2kΩ, R3-200Ω, and R5-402kΩ.  
The value of resistance at output is also based on voltage divider and the requirement of 
the IC. Since the unregulated voltage is able to produce 5V and the LDO regulated output 
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is able to produce 3V. To provide a variable voltage at the output a voltage divider 
calculation is utilize. The resistance value is determined by division to get the desired 
output. For example, if R9 is selected, the division will result as below, 
𝑅2 + 𝑅11 + 𝑅9
𝑅2 + 𝑅11 + 𝑅9 + 𝑅12
(5𝑉) =  
2049𝑘
4649𝑘
(5𝑉) = 0.44(5𝑉) = 2.2𝑉 
Therefore 2.2V is obtained at the unregulated output. The values of the resistance can be 
altered to provide a different ratio for the voltage divider, thus providing a variable at the 
unregulated output. The process is similar for the regulated output. Therefore the value of 
resistance that are selected in the design are R7-549kΩ, R8-274kΩ, R9-1.1MΩ, R10- 
1.1MΩ, R11-450kΩ, R12-2.6MΩ. Figure below show the improved design of the step-up 
DC/DC converter. 
 
Figure 3.10: Improved Design of the Step up DC/DC Converter. 
The improved design utilized a voltage divider function to provide variation to its VOUT, 
VLDO and MPPC. All the resistors of the voltage divider are connected in the same output 
path to achieve and variable output. But in practical design for the fabrication of the 
circuit using Eagle software, the resistance of the voltage divider will be connected to a 
header pin and by using a pin head, the sought after voltage is selected. The result were 
obtained and recorded. 
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3.1.3 Fabrication Phase 
Once the simulation design was satisfactory, the exact similar circuit was design using 
the Eagle 7.1 software. But before the circuit was design, certain specification was 
needed to be selected and modified to suit the capability of the PCB fabrication available 
in UTP. The specification can be seen in the figure below. 
 
Figure 3.11: Eagle 7.1 Software Design Specification. 
 
Once the design specification was modified, designing of the schematic in the Eagle 
software was done. As mentioned, the voltage divider is connected via header pins which 
will only enable one selection of the variable output at a certain given time. The 




Figure 3.12: Design Schematic on Eagle Software. 
 
A major obstacle that emerged upon designing was that the PCB fabrication requirement 
of the LTC3105 IC. This is because the minimum clearance requirement of the wire to 
wire and wire to pad is 10 mil.  
1 mil is equivalent to 0.254mm and the clearance needed for wire to wire and wire to pad 
if the design of the LTC3105 IC was to be implemented on the PCB is the maximum of 6 
mil. Therefore, the only solution is to replace the IC pin function with a single header pin 
where, the IC will be soldered to an SMD adapter and the output of the adapter will be 
soldered to the single header pins representing the IC pins. The picture below shows the 










3.2 Research Activities 
Table 3.1: Research Activities. 
No. Project Activities Explanation 
1. Literature Review 
Research on the step-up circuit with charging and storage 
function and the various designs methods used in 
prototyping it. Understanding all related terms while 
referring to research papers, journals, technical reports and 




Deciding which information is necessary and vital to the 
project. The problem statement and objectives of the 
project is outline together with narrowing down the scope 




Confirming on the design approach that will be taken for 




Collecting all data information of the design approach as 
well as doing calculation required. Obtaining parameters 
required for the software simulation. 
5. Simulation 
Simulation of project is done using LT-Spice software 
based on the requirement. 
6. Fabrication 
Based on the software simulation, the proposed design will 
be fabricated onto the PCB with specific specification 
using Eagle 7.1 Software. 
7. Testing 
Putting the integrating fabricated on the PCB on a field test 
and collecting results. 
8. Result Analysis 
Checking if the actual results and simulation results are as 
expected or have a recognizable pattern. Minor 





3.3 Key Milestones 
Table 3.2: Key Milestones for FYP I. 















































Table 3.3: Key Milestones for FYP II. 




                            




                            
4 Fabrication                             
5 Pre-Sedex                             
6 Field Testing 





                            





                            
















RESULTS AND DISCUSSION 
4.1 Experimental Work 
4.1.1 Initial Phase Results 
7-stage Cockroft-Walton rectifier was tested with three different input RF signals, which 
are 2.4GHz, 2.45GHz and 2.48GHz. Several strength of power (dBm) was applied to all 
of the input RF signals together with various load resistance. The load resistances tested 
were 100kΩ, 250kΩ, 500kΩ, 750kΩ and 1MΩ. The results of can be seen in tables 
below. 
Table 4.1: Results from 7-Stage Cockroft-Walton rectifier with 100kΩ Load resistance. 
 





Table 4.3: Results from 7-Stage Cockroft-Walton rectifier with 500kΩ Load resistance. 
 
Table 4.4: Results from 7-Stage Cockroft-Walton rectifier with 750kΩ Load resistance. 
 
Table 4.5: Results from 7-Stage Cockroft-Walton rectifier with 1MΩ Load resistance. 
 
By observing all the results, it can be said the average voltage obtained from the RF 
energy harvester being tested at three different RF input bandwidths, at difference signal 
strength and at different loads is at millivolt range. This voltage range is unable to source 
any application or devices. Therefore a Step-Up DC/DC converter is essential to make 
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the output energy obtained from the 7-Stage Cockroft-Walton rectifier more usable by 
other application and devices. 
4.1.2 Simulation Phase Results 
The results from the initial design simulation using LT Spice software can be found in the 
figure below. 
 
Figure 4.1: Overall Simulation results obtained from Initial Design Schematics. 
It can be seen that with the initial basic design of the schematic the voltage for LDO and 
VOUT is as expected. The output obtained from the LDO is 2.2V for the LDO pin is 
connected to ground which produces its nominal voltage of 2.2V. The VOUT obtained is 
recorded at 3.8V. For a better view of the results obtained, the Input supply, the LDO 
voltage and the VOUT is shown in figures below. 
Input Voltage & Current 
LDO Output Voltage & Current 
Output Voltage & Current 




Figure 4.2: Input Voltage Supply for the Simulation. 
 
Figure 4.3: LDO Output Voltage for the Simulation. 
 





After the schematic was further improved with basic voltage dividers to provide the 
circuit with variable output characteristic, the circuit was tested and results are shown 
below. The input voltage supplied is similar to the initial basic design.   
The MPPC is set to 260mV to fully cater to the output from the 7-Stage Cockroft-Walton 
rectifier which is low in output. It can be seen that VAUX rises until the circuit enters 
normal operations where VAUX remains constant and VLDO starts to increase.  
The capacitor in AUX starts to discharge as to increase the VLDO. Once VLDO has reached 
its preset output, VAUX is fed to VOUT to start increasing where VAUX drops lower before 
remain constant again. At the same time, once VOUT is increasing, COUT is also 
discharging until VOUT reaches its preset output. Therefore the unregulated output at 4.9V 
and LDO output of 3.3V is able to be obtained through simulation. The figures below 
shows the results. 
 
Figure 4.5: Overall Simulation results obtained from Improved Design Schematics. 
Input Voltage & Current 
MPPC Voltage & Current 
LDO Voltage & Current 
AUX Voltage & Current 
Unregulated Output Voltage & Current 




Figure 4.6: Input Voltage Supply and MPPC for the Improved Design Simulation. 
 
 






Figure 4.8: COUT and VOUT output for the Improved Design Simulation. 
 
For the bill of materials used for the initial and improved design schematics are included 




4.1.3 Fabrication Phase Results 
Based on the initial design schematic, the design was switched to board. The board 
schematic is fabricated and the SMD components are soldered on once the fabrication is 
completed.  Figure 4.9 show the initial design schematic switched to board. This would 
be the circuit layout that will be printed on to the PCB. 
 
Figure 4.9: Initial Design Board Schematic. 
It can be seen that, the connections from the IC is the cause of the problem as the 
minimum track clearance does not comply with the UTP fabrication requirement as 
mentioned in the previously. Hence the design was modified to enable to get the 
TopRouter to 100% routing.  The figure below shows the modified design board 
schematic. The IC representation has been replaced with single pin heads and the 










4.2 Field Testing Results 
Once the design has been fabricated on the PCB and the SMD are soldered. Field testing 
has been carried out on the prototype. The figure below shows the completed prototype. 
Regarding the design for the prototype, many spaces on the PCB can be saved if the 
double sided PCB is fabricated. Some of the components require double sidedness, such 
as the test turret and the pin head as well.  
  
Figure 4.11: Top and Side View of Prototype. 
 
Figure 4.12: Back View of Prototype. 
The prototype was tested under ideal condition where the input was fed up a DC power 
Supply and the output of both the regulated output and the unregulated output was 
measured using an oscilloscope under no load. A variable resistor was used on the 
voltage divider configuration to test the current that is able to obtain from the outputs. A 
total efficiency of 80% is able to achieve when a 500Ω and a 50Ω resistors are placed on 
the LDO regulated output and unregulated output respectively. The current that can be 
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achieved by the LDO regulated output is 6mA and 100mA at the unregulated output by 
setting the outputs at 3V and 5V. The prototype was fed with a supply of 2.5V at 0.25A. 
Note has to be taken that, the efficiency of the prototype under ideal situation increase 
with the input voltage supply. The calculations for the efficiency obtained are as follows; 
 
𝐼𝑛𝑝𝑢𝑡 𝑝𝑜𝑤𝑒𝑟 = 𝑃𝑖𝑛  = (2.5𝑉 × 0.25𝐴) = 0.625𝑊 
𝑂𝑢𝑡𝑝𝑢𝑡 𝑃𝑜𝑤𝑒𝑟(𝐿𝐷𝑂) = 𝑃𝐿𝐷𝑂 = (3𝑉 × 6𝑚𝐴) = 0.018𝑊 
𝑂𝑢𝑡𝑝𝑢𝑡 𝑃𝑜𝑤𝑒𝑟 (𝑈𝑛𝑟𝑒𝑔𝑢𝑙𝑎𝑡𝑒𝑑) = 𝑃𝑂𝑈𝑇 = (5𝑉 × 100𝑚𝐴) = 0.5𝑊 







𝐸𝑓𝑓𝑖𝑐𝑖𝑒𝑛𝑐𝑦 = 𝜂 = 82.88% ≅ 80% 
 
The super capacitor is not soldered directly to the step-up circuit for the purpose of safety. 
The super capacitor rating of 10F, 2.5V was fully charged after 6-7 hours and was 
connected to a Zigbee module. The energy in the super capacitor is able to successfully 
source the Zigbee module until the energy in the super capacitor is depleted. The power is 
depleted much faster is there is constant transmission of information by the Zigbee 
module. The time the Zigbee module is source by the super capacitor until the super 













This projects presents a solution to the existing 7-Stage Cockroft-Walton Rectifier. Since 
the existing rectifiers output is generally in millivolt range and is unable to source most 
application and devices, the Step-up circuit with Charging and Storage function was the 
solution. The prototype of the step-up circuit with charging and storage function was able 
to provide and output voltage of 5V, 100mA with an input voltage as low as 400mV from 
the RF energy harvester. It was also able to provide variable output voltages by utilizing 
the voltage divider configuration in the prototype. The prototype is also able to source a 
Zigbee module successfully and tested under ideal condition, yields an efficiency of 80%. 
The promising field testing results validates the results obtained by simulation. For the 
purpose of safety, the charging and storage function of the circuit, which is a super 
capacitor is implemented using a Veraboard and is separated from the prototype. This is 
done to ensure that the step up circuit and charging circuit can be dis-attached for safety 
and for modification purpose if required. All objectives of the project are achieved upon 
completion of the working prototype and serves as a benchmark for further improvement 






While the proposed circuit is able to be implemented into the system, there are other 
power harvesting IC which are able to harvest energy from a much lower energy to 
provide a usable output energy. LTC3109 is one of those IC. This is able to produce 
output energy of 5V with and input voltage as low as 20mV. This IC is suggested for 
progressive works under this project for its unique capability of stepping up output 
voltage.  
It is also recommended that different types of RF energy harvesting topology are used 
together with this prototype. The prototype utilized a 7-Stage Cockroft-Walton topology 
provided promising results perhaps will do the same with other voltage multiplier 
topologies. 
A circuit integrator is also recommended for future work. It will allow the prototype to 
select the highest output obtained from a variety of input sources to be stepped up, 
charged and stored. For example, having two 7-Stage Cockroft-Walton connected to the 
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Appendix III: Bill of Materials for Initial Design Schematics on LT Spice Software. 
 





NO PIN FUNCTION 
1. FB (Pin 1) This pin is the Feedback Input for the step-up converter. If the 
resistors of the voltage divider for VOUT is connected to this 
pin. An output between 1.5V to 5.25V can be adjusted. 
2. LDO (Pin 2) This pin is the Low Dropout (LDO) Regulator Output. 
Normally a capacitor valued at 4.7µF or greater is connected 
between the LDO and Ground (GND) pin. 
3. FBLDO (Pin 3) FBLDO (Pin 3): This pin is the LDO Feedback Input. If the 
resistors of the voltage divider for LDO is connected to this 
pin. An output between 1.5V to 3.1V can be adjusted. 
Otherwise connecting the FBLDO pin to GND will configure 
the output voltage from the LDO to be set at 2.2V which is 
nominal. 
4. SHDN (Pin 4) SHDN (Pin 4): This pin is the Logic Control Shutdown Input. 
The converter is normally has a 2MΩ pull up resistor when 
SHDN is in open. For the converter to enter normal operation, 
the SHDN pin should be driven and floated. 
5. MPPC (Pin 5) This pin is the Maximum Power Point Control Input Set Point. 
The resistors of the voltage divider are connected from this pin 
to the ground to program the activation point for the MPPC 
loop. MPPC can be directly connected to ground to disable 
MPPC function. 
6. GND (Pin 6, 7) This is the Ground pin for the converter. The GND connections 
should be soldered to the Printed Circuit Boards (PCB) ground 
using the lowest impedance path possible. 
7. VIN (Pin 8) This is the Input Supply pin for the IC. A decoupling capacitor 
is still connected between the pin and ground to lessen the 




8. SW (Pin 9) This is the Switch Pin for the IC. An inductor is connected 
between the pin and VIN. Safety should be taken during the 
designing of the PCB to make sure the PCB trace length is 
relatively short to reduce Electromagnetic Interference. 
9. PGOOD (Pin 10) This is the Power Good Indicator for the converter and is an 
open drain output. The pull-down is disabled when the VOUT 
has achieved voltage defined by the feedback divider on the FB 
pin, during Shutdown or Start-Up mode. 
10. VOUT (Pin 11) This is the Converter Step-Up Output. A 10µF or larger 
capacitor is connected between this pin to the GND to function 
as an output filter capacitor. 
 
11. AUX (Pin 12) This is the Auxiliary Voltage for the converter. This pin is used 
by the start-up circuitry to generate a voltage rail to power the 
internal circuitry until the main output reaches regulation. 
AUX pin is also internally connected together to VOUT once 
VOUT exceeds VAUX 
 
APPENDIX V: LTC3105 Pin Function. 
 
